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Abstract The performance of Ge- TFTs with a copper interlayer in the channel region is presented TFTs 
are fabricated in staggered electrode structure on perfectly cleaned glass substrates using thermal evaporation 
process with rare earth oxide Dy203 as gate insulator The TFTs are annealed at 370°C under high vacuum The 
TFTs exhibit a mobility of 0 646 cmzV 's 'and threshold voltage of 3 V The characteristics and some electrical 
parameters of the TFTs with copper interlayer are evaluated using Weimer's model [Phys Thin Films 2 149 
(1964)] and characterized by Levmson era/ [J Appl Phys 53 1193 (1982)] model The various electrical 
parameters of the TFTs are compared with those of Ge - Dy^O, TFTs fabricated without copper interlayer 
Keywords Poly Ge-TFT, copper interlayer, Dy203 
PACS Nos. 73 61 Cw, 73 40 Qv 
1. Introduction 
In large area electronics circuits, TFTs are widely used as driving devices. Especially in 
active matrix liquid crystal displays (AMLDs), TFTs are used as pixel transistors [1]. In 
the grain boundaries of a polycrystalline semiconductor, there are large numbers of defects 
due to incomplete atomic bonding or the dangling bonds due to which potential barriers 
are established in the grain boundaries .The grain boundary potential barriers in 
polycrystalline TFTs impede the motion of charge carriers from one crystallite to another 
and hence decrease the mobility [2]. The passivation of grain boundary states by atomic 
hydrogen is a well-established technique which is employed to reduce the grain boundary 
potential barrier in poly-Si [3]. It has been reported that, in polycrystalline Si, some of the 
dangling bonds in the grain boundanes can be completed by means of hydrogen passivation 
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in which atomic hydrogen ties up with most of the dangling bonds and reduce the gram 
boundary potential barrier [4]. Copper passivation of dislocations in polycrystalline silicor 
reduces the potential barrier height at the grain boundaries [5]. 
Rare earth oxides play an important role in thin film transistors as gate insulators due 
to their high chemical stability, high dielectric constant and high resistivity [6-8]. 
Levinson et al [9] have proposed a model based on the grain boundary trapping for 
characterization of polycrystalline thin film transistors. Using this model the TFTs fabricated 
with a coper interlayer have been characterized and some important parameters such a^  
trap density (A/,), critical donor density (Nd) and crystallite size (L) are evaluated These 
parameters are compared with the TFTs fabricated without copper interlayer. 
2. Experimental details 
2.1. Fabrication of the TFTs: 
The TFTs were fabricated using thermal evaporation process in high vacuum better ther 
4x10"6 torr in staggered electrode structure on glass substrates. Aluminium was deposited 
first as source and drain electrodes. A channel of 50 /urn length was produced with thf 
help of a wire grill, fixed on the mask. A 1050A channel layer was formed between the 
source-drain gap by deposition of Ge (510 A), Cu (20 A) and Ge (520 A) layers in steps 
The Ge/Cu/Ge layers are deposited at substrate temperature of 250° C with a deposition 
rate of 0.5 As"1. A layer of Dy203 of thickness 715 A was deposited as gate insulator 
over the Ge/Cu/Ge layers. Finally, a layer of Al was deposited on the oxide layer as gate 
electrode. The fabricated TFTs were annealed in high vacuum at 370° C for 5 hours 
Ge- Dy203 TFTs without copper interlayer have also been fabricated with the similar 
procedure as mentioned above. These TFTs are also annealed to a temperature of 370' C 
for 5 hours. 
2.2. Measurements: 
The film thicknesses were measured by multiple beam interference method. The resolution 
of the thickness measurement set-up is ± 10 A. The gate capacitance was measured 
using auto computer LCR sortester (APLAB, Model 4912). The drain current, drain voltage 
were measured using the digital nanoammeters and digital multimeters. 
3. Results and discussions 
3.1. Electrical characteristics: 
The characteristics depicting the variation of drain current (ld) with drain voltage (Vd) at 
constant gate voltage (Vg) for the TFTs fabricated with a copper interlayer is shown in 
Figure 1. From Figure 1 it is noted that the TFTs with copper interlayer show well-modulated 
ld vs. Vd characteristics at constant gate voltage (Vg). Figure 2 shows the field effect 
characteristics of the TFTs at drain voltage Vd = 8V. 
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Figure 1. Id - Vd curves of the TFTs with 
copper interlayer 
The electrical parameters of TFTs are calculated using the following expressions [10]. 
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Figure 2. Id - V curves of the TFTs with 
copper interlayer. The insert 
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where Cox is the gate capacitance per unit area, w is the channel width, / is the channel 
length, Vd is the drain voltage and / j F f r is the field effect mobility. 
Output drain resistance 
dV„ 
rd = lL (2) 
Vg^r const 
amplification factor 
V = 9m*rd 
and gain-bandwidth (G.Sw) product 
G.Bw = 9m 
2nCt 
(3) 
(4) 
ox 
The mobility of the devices is estimated using eq. (1). The calculated values of output 
drain resistance {rd), transconductance ( g j , amplification factor {v), mobility (^FE7)and 
the gain-bandwidth product {G.BW) of the TFTs are presented in Table 1. 
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Table 1 Comparison of some parameters of the TFTs with copper interlayer and without copper mteriayer 
Type of Output resistance Transconductance Amplif ication Mobility Gam bandwidtr 
TFTs rH gm factor M M^ product G B* 
(mho) ( c n r ^ W ) (KHz) (ohm) 
with 
copper 
interlayer 
without 
copper 
interlayer 
0 125 X 106 3 86 X 10 6 
89 29 X 106 0 0083 X 10 6 
0 49 0 646 1 31 X 10 
0 70 1 44 X 103 9 35 X10 
3 2 Characterization of the TFTs 
The Ge semiconductor used in this investigation is polycrystalline in nature and usually 
contains many grain boundaries in the conducting channel, which interrupts the mean 
free path of the charge carriers and acts as trapping centers [11] Hence, grain boundary 
trapping model proposed by Levinson et al [9] is used to charactenze the TFTs The 
expression for drain current ld of the TFTs with polycrystalline materials is given by-
ld = wfjb-
V« 
C0XVgexp\ 
~q3Nt2t 
8ckTC0XVg (5i 
where, w is the channel width, / is the channel length, v
 b is the field effect mobility C 
is the insulator capacitance per unit area, Nt is the trap density per unit area and / is 
the thickness of the semiconductor film 
From eq (5), it is evident that, the plot of In (ld/Vg) vs(1A/g) is a straight line (Figure 
3) From the slope of this straight line, Nt can be estimated The deviation from lineantv 
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Figure 3. Plot of In (ld/ vy vs ( 1 / VJ for Ge-Dy203 TFTs with a copper interlayer 
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,n Figure 4 occurs, when / y / = Nd\ where Nq= (Cox/q) Vg is the gate induced carrier 
concentration and Nd is the critical donor density The crystallite size L can be calculated 
from Nd' = Nt/L The values of Nt Nd\ and L obtained for Ge-Dy203TFTs with a copper 
interlayer are presented in Table 2 
Table 2 Comparison of trap density (Nt)t critical donor density (/V,) and crystallite size (L) of the 
fabricated devices with copper interlayer and without copper interlayer 
Type of device 
Gc D y p 3 with 
copper interlayer 
Ge Dy203 without 
Cu interlayer 
Trap density 
Nt (cm2) 
3 61 X 1011 
1 86 X 101? 
Critical donor 
density N(i (cm 3) 
081 X 1017 
1 61 X 1017 
Crystallite 
size L (A) 
451 25 
121 
3 3 Comparison of the parameters of the TFTs fabricated with copper interlayer and without 
copper interlayer 
The dram current (ld) vs dram voltage (Vd) characteristics of the TFTs, without copper 
interlayer are shown in Figure 4 Comparing Figures 1 and 4 it is seen that the family of 
drain current of the TFTs with copper interlayer exhibit higher dram current than the TFTs 
without copper interlayer This is due to their higher mobility and lower threshold voltage 
Figure 5 shows the field effect characteristics at drain voltage Vd - 8V for the TFTs 
without copper interlayer The threshold voltage (VT) of the TFTs with copper interlayer and 
without copper interlayer have been evaluated by plotting vld vs gate voltage (Vg) at constant 
drain voltage (Vd), which are shown in the insert of Figures 2 and 5, respectively, and are 
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Figure 4. Id - Vd curves of the TFT's without 
copper interlayer 
Figure 5. Id - Vg curves of the TFT's without 
copper interlayer The insert shows variation 
of V/d at different V 
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found to be 3V for copper interlayer and 6V for without copper interlayer. The estimated 
values of the electrical parameters of the TFTs without copper interlayer are also presented 
in Table 1. The value of trap density (A/,), critical donor density (Nd) and crystallite size 
(L) of the TFTs without copper interlayer are also evaluated and these are presented m 
Table 2. 
The mobility of TFTs with copper interlayer and without copper interlayer are found as 
0.646 cm2V"1s1 and 0.4x103 cm2V1s"1 respectively which are shown in Table 1. The 
enhance mobility of the TFT's with copper interlayer is due to the fact that, during thf-
heat treatment, the grain boundary states in the case of poly- Ge TFTs are passivated by 
copper in Ge. During the passivation, copper atom diffuses along the grain boundary 
and completes some of the open bonds (dangling bonds). Consequently the interface 
states density drops and the potential barrier is lowered. The resulting effect is that the 
poly-Ge electrically progresses towards single crystal Ge characteristics, yielding higher 
mobility. The TFT without copper interlayer is also heated to the temperature 370° C, but 
it does not show enhance mobility as that of the TFT fabricated without copper interlayer 
This implies that diffusion of Al in Ge does not take place though the TFTs are heated to 
a temperature of 370° C. 
4. Conclusion 
Comparing the characteristics and the electrical parameters it is seen that the performance 
of the TFTs fabricated with copper interlayer is better that than of the TFTs fabricated 
without copper interlayer. The TFTs with copper interlayer exhibit higher mobility than the 
TFTs without copper interlayer. It is observed that the threshold voltage (VT) is significantiv 
improved in case of TFTs with copper interlayer. The other electrical parameters such as 
output resistance (rd)} transconductance (gm), trap density (A/,), critical donor density {N0'j 
and crystallite size (L) are also found to be better in case of TFTs with copper interlayer 
but amplification factors (n ) are comparable for both types of TFTs. From this observation 
it may also be concluded that TFTs with Dy203 could be realized. 
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